Skip to main content

Chip Design World

Sharing knowledge to grow

Search This Blog

Pages

Home
Basics

Showing posts with the label LEF

Posts

Dummy LEF generation

on November 01, 2019

ASIC Backend design chip design LEF PD Physical Design VLSI

+

Get link
Facebook
X
Pinterest
Email
Other Apps

Archive

2019 19
- December 5
- November 14

Labels

Aggressor
Antenna Ratio
ASIC
Backend design
Buffers
chip design
clock buffers
Clock Tree
clock tree synthesis
cpf

Crosstalk
CTS
Drive
Drive Strength
Dynamic power
high voltage to low voltage
Inverter pair
leakage power
LEF
low voltage
Multi voltage
NDR Analysis
Non Default Rules
PD
Physical Design
Physical Verification
Power Consumption
power domain
Semiconductor
Slew
static power
switching power
Transition time
upf
Victim
VLSI

Show more Show less

Report Abuse

Powered by Blogger