Crosstalk on November 15, 2019 Aggressor ASIC Backend design chip design clock tree synthesis Crosstalk NDR Analysis Non Default Rules PD Physical Design Semiconductor Victim VLSI +